I. Introduction
The demands for a simple design architecture that provides small size, low cost, and a low power receiver are ever increasing in current wireless communication. An alternative receiver technique for a compact portable terminal may have a direct conversion architecture. In general, a direct conversion receiver (DCR) has an impairment factor due to a gain/phase imbalance, which is a major source of performance degradation in a DCR architecture. Compensation algorithms for gain/phase imbalance have been presented in the literature [1] - [3] . In the presence of a gain/phase imbalance, the automatic gain control (AGC) operation which is based on a complex domain gain detector prior to the compensation of gain imbalance, can change the gain/phase imbalance values. In this paper, we propose a new Manuscript inter-operational gain/phase imbalance compensation architecture with AGC for quadrature phase shift keying (QPSK) DCRs. Since the gain imbalance is related to the gain status of the I-channel and Q-channel, the AGC function is set to operate relatively with the compensation scheme for gain imbalance. The AGC and the compensation for gain imbalance are interactively operated by detecting the gain difference and sum values between the I-channel and Q-channel to achieve a simple architecture and improve performance. The proposed joint scheme is simpler than the conventional AGC and compensation for the gain imbalance algorithm for the DCR design architecture. The joint scheme for a combined gain/phase imbalance compensation with AGC operation can be an efficient solution for the needs of wireless communication receivers.
II. Compensation of I/Q Imbalance and AGC for a QPSK DCR
The imbalance situation can be considered as an auto-and crosscorrelation problem [3] . In general, the scheme of AGC and gain imbalance compensation is implemented separately. However, it is possible to operate a gain imbalance compensation and gain control interactively. Figure 1 presents the proposed I/Q mismatch compensation and AGC scheme, in which the input signal with the gain/phase imbalance may be expressed by
where w I (k) and w Q (k) are the I-channel and Q-channel noise functions, γ is the gain imbalance factor, φ is the phase imbalance factor, and A is the amplitude of the received signal. 
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The relative imbalance factors are considered in the Q-channel.
Compensation of Phase Imbalance
The adaptive loops can be applied for compensation of the phase imbalance between the I-and Q-channels. The used adaptive loops are given in Fig. 2 . The error value, e(k), is the multiplication value between the I-channel and Q-channel. The loop gain is β, which is a control measure of the acquisition speed. For loop stability, the gain is usually given by a small value. The received signal is re-written by (2) with no noise notation: Fig. 2 . Compensation structure for a phase imbalance.
It is assumed that the relative imbalance factors are only considered in the Q-channel relative to the I-channel. Therefore,
where Q 1 (k) and I 1 (k) are the Q-channel and I-channel signals which include imbalance factors. The error value is given by
The register of intergrater g(k) is represented as
After solving the difference equation for (5), the register in the integrator for a steady state is
Finally, the compensated Q-channel output, Q 2 (k) , is given by
2. Joint Algorithm of AGC and Gain Imbalance Compensation
We propose a method to compensate gain imbalance by detecting the gain difference between the I-channel and Qchannel and control the gain by detecting the gain sum of the Ichannel and Q-channel. After AGC is operated for the Ichannel, the compensation for the gain imbalance is performed for the Q-channel. The AGC concept is based on the coherent AGC in [4] . Gain control and gain compensateion loops for the QPSK receiver are shown in Fig. 3 . The coherent AGC concept is that the gain is controlled for the I-channel by using the absolute values of I(k) and Q(k). The gain detector for QPSK, b(k), is given by 
where Q reg represents the value of the register in the integrator for a steady state. The reference value, ref λ , prevents the output of the multiplier from null status by setting a constant value. To find the gain control loop chracteristic, the register of intergrater, y(k), is represented as
where α is utilized to control the acquisition time and noise bandwidth of the AGC loop. In a steady state, the register in the integrator becomes Fig. 3 . AGC and gain compensation structure.
In the final stage, the I-channel signal is given by
The gain imbalance compensation loop is required to compensate for the gain difference between the I-channel and Q-channel.
In a steady state, the register in the integrator is
The compensated and controlled Q-channel signal is given by
(17)
III. Simulation and Results
To verify the performance of the derived algorithm in section II, the proposed joint scheme is implemented for a QPSK DCR communications system. In simulation, the initial values of gain and phase imbalances are 20% and 15 o , respectively. The symbol timing is optimized for a simple simulation. From Fig. 4 , it is shown that the AGC function and the compensation for 
IV. Conclusion
We presented a new signal processing method for a joint operation AGC and the compensation of I-and Q-channel imbalances for a QPSK DCR. The algorithm employs only three adaptive loops to implement the gain and phase imbalance compensation and AGC function. AGC is interactively operated with the compensation algorithm for gain/phase imbalances. The joint scheme can reduce complexity compared to the separation algorithm for I/Q imbalance compensation and AGC. It provides a simple DCR design architecture and improved performance. 
